


12-09-99

A


Application transmittal

UTILITY PATENT APPLICATION TRANSMITTAL <small>(only for new non-provisional applications under 37 CFR 1.53(b))</small>		Attorney Docket No. Sha 2 First Named Inventor or Application Identifier Yung-Ching Sha Title Automatic Procetion Switch Decision Engine Express Mail Label no. EJ936726939US
Assistant Commissioner for Patents Box Patent Application Washington D.C. 20231		
APPLICATION ELEMENTS		ACCOMPANYING APPLICATION PARTS
<input checked="" type="checkbox"/> Fee Transmittal Form (original and duplicate) <input checked="" type="checkbox"/> Specification Total Pages 14 title cross reference to related applications (e.g. provisional application) background summary brief description of the drawings (if filed) detailed description claims abstract <input checked="" type="checkbox"/> Drawing(s) Total Pages 5 <input checked="" type="checkbox"/> Declaration Total Pages 3 a. <input type="checkbox"/> Newly executed b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) (for continuations/divisionals with section below filled out) <input type="checkbox"/> Deletion of Inventor(s) Signed Statement attached deleting inventor(s) named in the prior application. 37 CFR 163 (d)(2) and 1.33(b). <input type="checkbox"/> Incorporation by reference (usable if Declaration is a copy): The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application is hereby incorporated by reference herein. <input type="checkbox"/> Other		<input checked="" type="checkbox"/> Assignment <input checked="" type="checkbox"/> Recordation form <input checked="" type="checkbox"/> Power of Attorney <input checked="" type="checkbox"/> Postcard <input type="checkbox"/> Small entity statement <input type="checkbox"/> Certified copy of priority documents <input type="checkbox"/> Information disclosure statement <input type="checkbox"/> Copies of IDS citations <input type="checkbox"/> 37 CFR 3.73(b) Statement <input type="checkbox"/> check <input type="checkbox"/> Other
If a CONTINUING APPLICATION, check appropriate box and supply the requisite information: <input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior Application No:		
CORRESPONDENCE ADDRESS		
<input type="checkbox"/> Customer Number or Bar Code Label	(insert Customer No. or Attach bar code label here)	<input checked="" type="checkbox"/> Correspondence Address below
NAME Henry T. Brendzel		
ADDRESS Box 574, Springfield, NJ 07081		
COUNTRY United States		FAX (973) 467-6589
SIGNATURE OF APPLICANT ATTORNEY, OR AGENT		
Name Henry T. Brendzel		Reg. No. 26844
Telephone (973) 467-2025		
Signature 		Date 12/4/99

I hereby certify that this Application is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington D.C. 20231.

12/8/99
Date of Deposit

Henry Brendzel
(Printed Name of Person Mailing Paper)


(Signature of Person Mailing Paper)

JC542 U.S. PTO
09/456806

12/08/99

Automatic Protection Switch Decision Engine

Related Application

This invention is related to an application filed on November 20, 1999, titled “A
5 Method for Overcoming Faults in an ATM I/O Module and Lines Connected Thereto,”
which bears the Serial No. 09/444154.

Background of the Invention

This invention relates to ATMs and, more particularly to circumventing of faults
10 in I/O modules of an ATM.

FIG. 1 presents a general block diagram of a conventional local ATM switch 100
with a connected I/O module 10, and conventional remote ATM switch 200 with a
connected I/O module 20 (that may be of the same construction as that of module 10).
Module 10 contains a line interface unit (LIU) 110 that is connected to fiber 210, and a
15 line interface unit 120 that is connected to fiber 220. Fiber 210 is the “service” line, in
the sense that it carries live data between I/O module 10 and I/O module 20. Fiber 220 is
the “protection” line, in the sense that it is ready to assume the active communication
function of line 210, should fiber 210 fail. Within module 10, LIU 110 is connected to
framer 111, and framer 111 is connected to APS switch unit 130. Similarly, LIU 120 is
20 connected to framer 121, and framer 121 is connected to APS switch unit 130. APS
switch 130 is connected to ATM processing unit 140, and the output of ATM processing
unit 140 forms the output of I/O module 10. This output is connected to ATM switch
fabric 100. Elements 111, 121, 130 and 140 are connected to a control CPU 150.

Under normal operating circumstances, traffic from the service fiber (210) passes
25 through LIU 110 and framer 111, and is applied to APS switch unit 130. The switch is
set to pass this traffic to ATM processing unit 140 and thence, to ATM switch fabric 100.
In the reverse direction, traffic flows from switch fabric 100 to ATM processing unit 140,
and is bridged by APS switch unit 130 to both framers 111 and 121. That traffic is then
transmitted out on both fibers 210 and 220. From the above it can be realized that
30 protection fiber 220 carries signals that are identical to the signals carried in service line
210. The only difference is that APS switch 130 in I/O module 10 passes only the signal

of framer 111 to switch unit 140 and, similarly, I/O module 20 at the remote destination passes only the signal of framer 123 to switch unit 145.

When a failure occurs, for example, when fiber 210 is severed, CPU 150 gets an interrupt signal via line 151 from a detector in framer 111. In response thereto, the CPU takes recovery action. First, the CPU checks to determine whether the protection line (220) is in good operating order. Upon an affirmative determination, CPU 150 orders APS switch 130 to disconnect the path from line 210 toward ATM processing unit 140, and to connect the path from line 220 to ATM processing unit 140. CPU 150 also creates an APS signal and casts it onto line 220 through framer 121, toward I/O module 20.

Framer 113 at I/O module 20 provides the received APS signal to CPU 160, and CPU 160 directs APS switch unit 135 to switch the signal arriving on fiber 220 to ATM processing unit 145.

While an ATM constructed with I/O modules as shown in FIG. 1, and employed in the manner described above, is able to circumvent problems that originate in the fiber or the LIU, it nevertheless had a significant weakness. Use of the APS switch within the I/O module requires one to connect the service fiber and the protection fiber to the same I/O module. Consequently, a general failure in the I/O module brings down both the service path and the protection path. On first blush, it would appear that placing the APS switch off the I/O module, in a separate circuit board that is interfaced between the I/O module and the ATM switch, would solve the problem because it would allow the service fibers and the protection fibers to be connected to different I/O modules. Alas, current design ATMs do not have the physical room for inserting the circuit board that would serve as the switches for selecting I/O modules. Moreover, such a solution is quite expensive.

The aforementioned related application discloses an improved arrangement that operates in a novel manner by allowing the connection of the service fiber and the protection fiber to different I/O modules. The necessary switching for implementing this arrangement is achieved by closing and opening buffers in the I/O modules, as the need dictates, by cooperation between the CPUs on the I/O modules of the service and the protection lines and the ATM switch fabric. That is, the active line has its framer buffer open, while the standby line has its framer buffer closed. In the other direction, traffic is

multi-cast onto both the service and the protection lines by the ATM processing unit. In this manner, the protection fiber always contains information, ready to be switched from standby mode into active mode.

The above-described scenario of what happens when a fiber such as fiber 210 is severed is but one of the conditions that the decision logic within the CPUs of the I/O modules must account for before a decision is reached as to whether to close the buffer of the service I/O module and open the buffer of the protection I/O module, or vice versa. The more complete, actual, situation is that the decision logic is responsive to various different conditions that may exist in both the service and the protection I/O modules, as well as to a user-provided control signal from a controller that is coupled to switch fabric 100.

As for the conditions that may be present on the service and protection I/O modules, there is the SD (signal degraded) condition and the SF (signal failed) condition. As for the inputs applied by a user, they include a manual switching directive, a forced switching directive, a lockout directive, or a Release directive.

- A manual switching directive aims to assign the protection line to be the active line, and the service line to be the standby line when there are no fault conditions, or vice versa, and, for whatever reason, the operator wishes to make the desired assignment.
- A forced switching directive aims to switch a line to the active state even if that line is in a degraded (SD) condition.
- A lockout directive aims to assign the service line (only) to be the active line without any regard to what state the service line and the protection line are in.
- The release directive voids the other directives.

Hierarchically, from the highest priority concerns for the decision logic, to the lowest priority concerns for the decision logic, the order is: lockout, SF in the protection line, FS (forced switching), SF in the service line, SD in the protection line, SD in the service line, and lastly, manual switching.

Prior art arrangements account for all inputs and for all existing conditions through a software module that implements a state machine. Such a state machine is quite large. For example, in the Lucent Technologies GV2000 ATM switch, the

above-mentioned state machine has about 40 states, and about 10,000 lines of C code. This can slow performance and certainly increases the cost of maintenance.

Summary of the Invention

5 An improved arrangement is attained with a very simple decision logic that, based on a comparison between two numbers that are created through the setting of bits in two registers, either directs the service line to be in the active state or in the standby state, and conversely, directs the protection line to be in the standby state or in the active state. The decision logic is embedded in a combination of a filter that either accepts or rejected applied stimuli, and a table that acts on accepted stimuli by the setting and resetting of bits in the two registers in accordance with a unique specification.

Brief Description of the Drawings

FIG. 1 illustrates a prior art ATM arrangement;

15 FIG. 2 presents an arrangement that comports with the principles of this invention;

FIG. 3 is a flow chart of one process for switching operations from the service fiber to the protection fiber; and

FIG. 4 is a table describing the action of a filter that accepts or rejects input stimuli;

20 FIG. 5 shows the location specifications for service and protection logic registers;

FIG. 6 shows a table that specified the locations that are set, or reset, in the registers shown in FIG. 5 in response to stimuli accepted according to the FIG. 4 table; and

25 FIG. 7 presents a flow chart of the method disclosed herein.

Detailed Description

FIG. 2 presents an illustrative ATM arrangement where the protection line and the service line are connected to different I/O modules. It shows an ATM switch 100 and associated I/O modules 30, and 40 and 50. Modules 30-50 differ from module 10 in that APS switch unit 130 is effectively not found in these modules. Illustratively, FIG. 2 has

one duplex span to the right of ATM switch 100 that includes a service line and a protection line, and two simplex spans that do not have protection lines. To the left of ATM switch 100 there are two simplex spans. The service line of the duplex span is connected from I/O module 30 to destination 1 via fiber 210. The protection line of the duplex span is connected from I/O module 40, also to destination 1, via fiber 230. Fiber 220 is connected to LIU 120 of I/O module 30 and it forms a simplex span to a destination 2. Similarly, fiber 240 is connected to LIU 124 of I/O module 40 and it forms a simplex span to a destination 3. Fibers 250 and 260 are connected to LIUs 116 and 126, respectively, of I/O module 50.

The following exposition considers only the operation of the duplex span. Before proceeding with this exposition, however, it may be noted that, as indicated above, each framer in the illustrative embodiment of FIG. 2 includes a detector to detect loss of signal or loss of framing. Each framer also includes a buffer that can be closed or opened, so as to block the buffer from outputting any signals, or to allow signals to flow out, respectively. The CPU of the I/O module provides the signal that controls the state of the buffer. For example, the state of the buffer in framer 111 is controlled by a signal that flows on bus 141.

During normal operating conditions, data flows through fiber 210 (the service line) and LIU 110 into framer 111. This data is transferred to ATM processing unit 140 and thence to ATM switch 100. The same data is also present in fiber 230 (the protection line) but this data is blocked by an appropriate control signal on bus 142. Thus, ATM switch 100 receives only one stream of data. Presuming that the data which does reach ATM switch 100 (from I/O module 30) is addressed to framer 117 in I/O module 50, ATM switch 100 makes the transfer, and the data flows to framer 117. Thence, the data flows to fiber 250 through LIU 116. In the reverse direction, two payload data streams are created from the data of framer 117 by use of a multicast integrated circuit that is already present in conventional ATM processing units (i.e., in unit 147). One of the streams is addressed to framer 111 in I/O module 30, and the other stream is addressed to framer 115 in I/O module 40. The two streams pass through ATM switch 100 and, thus, the information is delivered to framers 111 and 115 and flows out of fibers 210 and 230, respectively. The address information in ATM processing unit 147 is maintained in a

memory within the processing unit, which memory is populated by CPU 157. CPU 157 obtains this information from controller 200 that is connected to ATM switch 100 through ATM bus 201 (and in this manner is able to reach any of the I/O modules). Controller 200 maintains information for the entire switch regarding the I/O modules to which service fibers and associated protection fibers are connected.

When an SD or an SF condition is detected, for example, by framer 111, the framer sends a corresponding signal to CPU 150 on line 151 and, as in the prior art, CPU 150 takes corrective action. The corrective action process is depicted in FIG. 3.

As shown in FIG. 3, in block 301 CPU 150 creates a control cell that is addressed to CPU 156. Control then passes to block 302, where the created cell is forwarded to ATM switch 100 via the ATM bus. Switch 100 forwards the created cell to CPU 156, again via the ATM bus, in block 303. Finally, in block 304 CPU 156 makes decisions about what actions, if any, should be applied to the buffers of framers 111 and 115, and executes those decisions. If the decision is to close an open buffer in framer 111 and correspondingly to open a closed buffer in framer 115 then, one of two sequences of actions can be taken: either open the buffer of framer 115 first, or close the buffer of framer 111 first. Regardless of the sequence chosen (and the choice may be made based on the type of fault condition that exists) CPU 156 creates a control cell that is addressed to CPU 150, CPU 150 received the control cell and acts on the directive it contains, and CPU controls the buffer of framer 115 directly. The following discussion explains how those decisions of block 304 are arrived at.

In addition to receiving information from CPU 150, the decision logic in CPU 156 also has access to information from framer 115 and, therefore, knows whether there is an SD or and SF condition at the protection line. Further, CPU 156 receives user-requests signals from a user terminal (not shown) through controller 200 (as does CPU 150), and those user-requests specify either a lockout, a forced switch, a manual switch, or a Release directive.

In accordance with the principles disclosed herein and depicted in the flow chart of FIG. 7, the information from framer 111, framer 115, and controller 200 is applied to a decision filter 256 that is shown in FIG. 2 to be associated with CPU 156. Decision filter 256 records the most recent command from controller 200 (block 302), and develops an

“Accept” (e.g., logic 1) or “Reject” (logic 0) control signal, as a function of the remembered most-recent directive from the user, and the inputs from framer 111 and 115.

Operationally, FIG. 7 shows the control process, which shows that commands from controller 200 are applied to block 311, where the most recent command is stored, and the controller 200 commands as well as the other stimuli are applied to block 312, where a Accept/Reject decision logic is effected under influence of the output of block 311.

The Accept/Reject signal output of block 312 dictates whether an action is taken with respect to the stimuli to CPU 156. Specifically, when the output of decision filter 256 is not at logic level 0, action is taken with respect to registers 356 and 456 within CPU 156.

Otherwise, no action is taken. Register 356 is the service line register SLR, and register 456 is the protection line register PLR. Each contains an 8 bit number, with the bit map defined as shown in FIG. 4.

The action taken is a setting of various bits in the SLR and the PLR registers, in accordance with the table shown in FIG. 5, based on the directives in the table of FIG. 6. Operationally, this is done in blocks 313 and 314 of FIG. 7. Once the appropriate bits in the SLR and PLR registers are set as specified above (effectively adding or deleting from the numbers stored in registers 356 and 456), a decision is made (in block 315) as to whether to open or close the buffers of framers 115 and 111, or vice versa, as follows:

If ((service line is active) and (SLR > PLR))

{
 switch service line to standby;
 switch protection line to active;

{
If ((protection line is active) and (PLR > SLR))

{
 switch protection line to standby;
 switch service line to active;
 {

The above execution code is represented in FIG. 7 by code segments “execute 1” and “execute 2.”

The above discloses the principles of this invention for an arrangement like the one disclosed in the related application that was initially identified. It should be understood, however, that this invention is much broader, and is not limited to the disclosed embodiment. Illustratively, it can be applied to prior art arrangements for protecting service from fiber failures. Moreover, the control embodied in FIG. 7 can be installed the controller module, as well as in the IO modules, etc. Also, it should be understood that while the term “register” is used, and sometimes that designates a distinct hardware element, in the context of this invention the term includes any location in memory where data may be stored.

10

We Claim:

1. A control module comprising:

a memory element responsive to user-provided directives that stores a last-
5 provided user-specified directive;
a decision logic module for accepting or rejecting an applied stimulus, where said stimulus is taken from a set including said user-specified directives, state condition information of a service line, and state condition information of a protection line;
a service line register;
10 a protection line register;
a first processing module responsive to said decision logic module which, when said decision logic module accepts an applied stimulus, sets or resets selected bits in said service line register and protection line register; and
a second processing module responsive to value of number in said service line
15 register and to value of number in said protection line register, for developing a decision as to whether to specify the service line to be in a standby mode and the protection line to be in an active mode, or vice versa.

**2. The control module of claim 1 wherein said first processing module, said
20 second processing modules, and said decision logic module are embodied in a stored program controlled processor and software stored in an associated memory.**

**3. The control module of claim 2 wherein said memory element is contained in
25 said associated memory.**

**4. The control module of claim 1 wherein said user-specified directive are taken
from a set comprising a lock-out directive, a forced switch directive, a manual switch
directive, or a release directive.**

5. The control module of claim 1 where said, state condition information of a protection line or a service line corresponds to a degraded condition or a failed condition in said protection line or a service line, respectively.

5 6. The control module of claim 1 wherein said second processing module carries out said decision and converts the mode of said service line and the mode of said protection line to an standby stand and a active state, respectively, or vice versa, in accordance with said decision.

10 7. The control module of claim 1 wherein said second processing module disables flow of signal from said protection line when said decision is to place said protection line in a standby mode.

15 8. An arrangement including a control module of claim 1 and further comprising a first I/O module.

9. The arrangement of claim 8 wherein said protection line is connected to a framer in said first I/O module.

20 10. The arrangement of claim 9 wherein said second processing module closes a buffer in said framer when said decision is to place said protection line in a standby mode.

25 11. The arrangement of claim 9 wherein said second processing module opens a buffer in said framer when said decision is to place said protection line in an active mode.

12. The arrangement of claim 9 further comprising a second I/O module to which said service line is connected.

30 13. The arrangement of claim 12 wherein said second processing module communicates with said second I/O module.

14. The arrangement of claim 13 wherein said second processing module communicates with said second I/O module to obtain said state condition information of said service line, and to deliver to said second I/O module said decision.

5

15. The arrangement of claim 12 further comprising a switch with an associated controller, for coupling said first I/O module to said second I/O module.

16. The arrangement of claim 15 where said control module is embedded within said first I/O module, said second I/O module, or said controller.

10

17. The arrangement of claim 12 wherein said second processing module communicates with said second I/O module to obtain said state condition information of said service line, and to deliver to said second I/O module said decision.

15

18. The arrangement of claim 1 wherein said decision logic module communicates with said another I/O module and with a terminal that provides said user-specified directives via an ATM bus.

20

19. The control module of claim 1 wherein said decision logic module accepts or rejects said applied stimulus based on a hierarchical order of the stimuli in said set.

20. The control module of claim 1 wherein said decision logic module accepts or rejects said applied stimulus based on said last-provided user-specified directive and a hierarchical order of the stimuli in said set.

25

21. The control module of claim 1 wherein said service line register is an eight bit register, and said protection line register is an eight bit register.

30

22. The control module of claim 21 wherein said service line register has bits 4, 5, 6 and 7 permanently set to 0, where bit 7 is the most significant bit of a number stored

in said service line register, and said protection line register has its bits 2, 6, and 7 permanently set to 0, where bit 7 is the most significant bit of a number stored in said protection line register.

5 **23.** A method for controlling whether a service line connected to a first I/O module is in an active mode, and a protection line connected to a second I/O module is in a standby mode, comprising the steps of:

receiving a stimulus that may cause a change in mode in said service line and in said protection line;

10 determining, based on the last-specified user directive, whether to accept or reject said stimulus;

if said step of determining concludes to accept said stimulus, setting or resetting at least one bit in a first or a second register, inclusively;

15 comparing a first number that corresponds to bits in said first register to a second number that corresponds to bits in said second register; and

setting said service line to a standby mode and said protection line to an active state when said first number is greater than said second number.

20 **24.** The method of claim **23** where said first register and said second register are 8 bits each.

25. The method of claim **23** wherein said step of setting bits is carried out in accordance with the table

stimulus	bits set	
	second register	first register
Manual switch to make protection line active	Bit0=1	Bit0=0
Manual switch to make service line active	Bit0=0	Bit0=1
Signal degraded condition detected in service line	Bit1=1; Bit0=0	Bit0=0
Signal degraded condition cleared in service line	Bit1=0	
Signal degraded condition detected in protection	Bit0=0	Bit1=1; Bit0=0

line		
Signal degraded condition cleared in protection line		Bit1=0
Signal failed condition detected in service line	Bit2=1; Bit0=0	Bit0=0
Signal failed condition cleared in service line	Bit2=0	
Forced switch directive from service to protection	Bit3=1	Bit3=0
Forced switch directive from protection to service	Bit3=0	Bit3=1
Signal failed condition detected in protection line	Bit3=0; Bit0=0	Bit4=1; Bit3=0; Bit0=0
Signal failed condition cleared in protection line		Bit4=0
Lockout		Bit5=1
Release	Bit2=0; Bit0=0	Bit5=0; Bit3=0; Bit0=0

Abstract

A decision engine decides whether to assign a service line to be active or in standby mode with a very simple decision logic that is based on a comparison between two numbers that are created through the setting of bits in two registers. The logic of the
5 decision engine is embedded in a combination of a filter that either accepts or rejected applied stimuli, and a table that acts on accepted stimuli by the setting and resetting of bits in the two registers in accordance with a unique specification.

FIG. 1




FIG. 2




FIG. 3




FIG. 4

HIGHEST PRIORITY STIMULUS	LOCK OUT	FORCED SWITCH	MANUAL SWITCH	RELEASE
LOCK OUT	REJECT	REJECT	REJECT	ACCEPT
SF IN PROTECTION LINE	ACCEPT	REJECT	REJECT	REJECT
FORCED SWITCH	ACCEPT	REJECT	REJECT	ACCEPT
SF IN SERVICE LINE	ACCEPT	ACCEPT	REJECT	REJECT
SD IN EITHER LINE	ACCEPT	ACCEPT	REJECT	REJECT
MANUAL SWITCH	ACCEPT	ACCEPT	REJECT	ACCEPT
NO REQUEST	ACCEPT	ACCEPT	ACCEPT	REJECT

FIG. 5

SLR:

MSB	6	5	4	3	2	1	LSB
0	0	0	0	FS	SF	SD	MS

PLR:

MSB	6	5	4	3	2	1	LSB
0	0	LO	SF	FS	0	SD	MS


FIG. 6

STIMULUS	BITS SET	
	SLR	PLR
MANUAL SWITCH TO MAKE PROTECTION LINE ACITVE	MS=1	MS=0
MANUAL SWITCH TO MAKE SERVICE LINE ACITVE	MS=0	MS=1
SIGNAL DEGRATED CONDITION DETECTED IN S	SD=1; MS=0	MS=0
SIGNAL DEGRATED CONDITION CLEARED IN S	SD=0	
SIGNAL DEGRATED CONDITION DETECTED IN P	MS=0	SD=1; MS=0
SIGNAL DEGRATED CONDITION CLEARED IN P		SD=0
SIGNAL FAILED CONDITON DETECTED IN S	SF=1; MS=0	MS=0
SIGNAL FAILED CONDITION CLEARED IN S	SF=0	
FORCED SWITCH DIRECTIVE FROM S TO P	FS=1	FS=0
FORCED SWITCH DIRECTIVE FROM P TO S	FS=0	FS=1
SIGNAL FAILED CONDITON DETECTED IN P	FS=0; MS=0	SF=1; FS=0; MS=0
SIGNAL FAILED CONDITION CLEARED IN P		SF=0
LOCKOUT		LO=1
RELEASE	SF=0; MS=0	LO=0; FS=0; MS=0

S: SERVICE LINE

P: PROTECTION LINE

FIG. 7



IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **Automatic Protection Switch Decision Engine** the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Lester H. Birnbaum	(Reg. No. 25830)	Martin G. Meder	(Reg. No. 34674)
Richard J. Botos	(Reg. No. 32016)	John C. Moran	(Reg. No. 30782)
Jeffery J. Brosemer	(Reg. No. 36096)	Michael A. Morra	(Reg. No. 28975)
Kenneth M. Brown	(Reg. No. 37590)	Gregory J. Murgia	(Reg. No. 41209)
Craig J. Cox	(Reg. No. 39643)	Claude R. Narcisse	(Reg. No. 38979)
Donald P. Dinella	(Reg. No. 39961)	Joseph J. Opalach	(Reg. No. 36229)
Guy Eriksen	(Reg. No. 41736)	Neil R. Ormos	(Reg. No. 35309)
Martin I. Finston	(Reg. No. 31613)	Eugen E. Pacher	(Reg. No. 29964)
James H. Fox	(Reg. No. 29379)	Jack R. Penrod	(Reg. No. 31864)
William S. Francos	(Reg. No. 38456)	Daniel J. Piotrowski	(Reg. No. P-42079)
Barry H. Freedman	(Reg. No. 26166)	Gregory C. Ranieri	(Reg. No. 29695)
Julio A. Garceran	(Reg. No. 37138)	Scott J. Rittman	(Reg. No. 39010)
Mony R. Ghose	(Reg. No. 38159)	Eugene J. Rosenthal	(Reg. No. 36658)
Jimmy Goo	(Reg. No. 36528)	Bruce S. Schneider	(Reg. No. 27949)
Anthony Grillo	(Reg. No. 36535)	Ronald D. Slusky	(Reg. No. 26585)
Stephen M. Gurey	(Reg. No. 27336)	David L. Smith	(Reg. No. 30592)
John M. Harman	(Reg. No. 38173)	Patricia A. Verlangieri	(Reg. No. P-42201)
Michael B. Johannesen	(Reg. No. 35557)	John P. Veschi	(Reg. No. 39058)
Mark A. Kurisko	(Reg. No. 38944)	David Volejnicek	(Reg. No. 29355)
Irena Lager	(Reg. No. 39260)	Charles L. Warren	(Reg. No. 27407)
Christopher N. Malvone	(Reg. No. 34866)	Jeffrey M. Weinick	(Reg. No. 36304)
Scott W. McLellan	(Reg. No. 30776)	Eli Weiss	(Reg. No. 17765)

I hereby appoint the attorney(s) on ATTACHMENT A as associate attorney(s) in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorney(s) and such associate attorney(s) are specifically denied any power of substitution or revocation.

Full name of sole inventor: Yung-Ching Sha

Inventor's signature Yung-Ching Sha Date 12/11/99

Residence: Edison, Middlesex County, NJ

Citizenship: USA

Post Office Address: 125 Miller Avenue
Edison, NJ 08820

ATTACHMENT A

Attorney Name(s):

Henry T. Brendzel
William Ryan

(Reg. No. 26,844
(Reg. No. 26,844)

All written communications are to be addressed to Lucent Technologies P.O. Box 636.
Telephone calls should be made to Henry Brendzel at (973) 467-2025.